ABSTRACT In this paper, a design approach for a high-efficiency concurrent dual-band power amplifier (PA) with precise harmonic control up to third order is proposed. With the precise harmonic control approach, the high-efficiency performance of the PA can be improved at two arbitrary wide interval frequencies. Based on the inherent impedance matching flexibility of the continuous Class-F (CCF) operating mode, the design spaces of fundamental and harmonic impedances of the PA are largely expanded. The optimal impedances of a CCF PA mode at the internal current-generator (I-gen) plane and package plane are investigated, respectively, and a novel dual-band matching network topology is designed to simultaneously present required load impedances at the fundamental and harmonic impedances of both operation frequencies. First, a harmonic control network is designed to control the harmonic impedances precisely for CCF operation. Then, the fundamental impedances are synthesized using the real frequency technique. To verify the validity of proposed methodology, a dual-band CCF PA operating at 2.6 and 3.5 GHz is designed, fabricated, and measured. The measurement results show that the peak drain efficiency is 76.7% with an output power 42.4 dBm at the lower band and 72.8% with an output power 41.1 dBm at the upper band.
I. INTRODUCTION
The fast development of wireless communication systems and the roll-out of new standards require that the RF front can support multiple standards to meet the past and present demands of different industrial applications. Consequently, there is an increasing demand of broadband or multi-band RF components able to simultaneously manage different types of signals [1] - [3] . The power amplifier (PA) is a key component in broadband or multi-band system, since its performance strongly influence the overall system performance in terms of bandwidth, output power, and efficiency. Several different kinds of modes have been widely studied to improve the efficiency of the PA, such as Doherty PA [4] , [5] , Class-E [6] , [7] , Class-J [8] and Class-F [9] - [11] . To achieve high efficiency, harmonic impedances of the active device need to be considered. The single operation mode might not satisfy the strict matching requirement at the entire operation band simultaneously, or the impedance solution spaces are very small, which limits the bandwidth of the PA. In this context, the continuous-mode PA such as continuous Class-B/J, continuous Class-F (CCF), continuous Class-F −1 (CCF −1 ) and series of continuous modes are consecutively proposed [12] - [17] . All these working modes provide practical theories and possibilities for designing broadband PAs.
The harmonic impedances should be precisely controlled to realize these high-efficiency modes. However, the performances of the broadband PAs are always ordinary as these harmonic impedances are not easy to be achieved in the whole designed band for broadband applications. Optimized designs for some target frequency bands might be more effective for improving the performances of the PAs, especially when the different operation bands work at two arbitrary wide interval frequencies. Thus, multi-band PAs are also considered as the effective way for broadband or multi-band communication systems. Recently, concurrent dual-band PAs, as the simplest form of multi-band ones, have already been widely reported [18] - [20] .
Dual-band matching technologies have also been presented in the literature recently to design dual-band PAs [21] - [28] . Fu et al. [21] showed a systematic approach for the design of a novel dual-band matching network, which mainly focused on the synthesis of fundamental frequency impedances, while harmonic impedances were tuned by adding a transmission line. A novel output network with harmonic control circuit up to third harmonic to realize dual-band PA was presented in [23] , where also only tuning line was used to control the harmonic impedances. Dual-band unequal stepped impedance transformer was applied to match arbitrary complex-to-complex impedances at two arbitrary frequencies in [25] , and subsequently the dual-band impedance transformer approach was proposed to design a matching network for a PA at two uncorrelated frequencies, while the harmonics impedances were neglected [26] .
All of these proposed structures either not control the harmonic or not give the explicit analytical parameter expression of the harmonic, where the harmonic control was obtained only by tuning process. In the tuning approach, plenty of time will be spent to optimize the whole matching network as the tuning lines will affect the fundamental impedance matching. Another effective matching method is real frequency technique (RFT), which is widely used in broadband PA matching network design [29] - [31] . For example, commensurate stepped-impedance transmission lines were employed to design a broadband PA in [30] , and shunt stubs were also employed for an ultra-wideband PA design in [31] . The design of matching network with RFT was only focused on the matching of fundamental impedances, and the harmonic impedances were not treated in these works.
In this paper, a novel structure with precise fundamental and harmonic control is proposed with a simple design procedure. With the proposed structure, an output matching network is presented to design a high-efficiency dual-band CCF PA. Firstly, a harmonic control network is designed to control the harmonic impedances precisely for CCF PA operation. Then, the fundamental impedances are synthesized effectively using the RFT. This paper is organized as follows. In Section II, the optimal impedances of the CCF PA at internal current-generator (I-gen) plane and package plane are deduced, respectively. Based on the optimal impedances, the design of harmonic tuning and fundamental impedance matching network can be implemented separately to simplify the design process. A dual-band high-efficiency CCF PA at 2.6 GHz and 3.5 GHz with precise harmonic control is designed using the proposed design methodology. In Section III, the simulation and measurement results for the fabricated PA reveal that drain efficiency greater than 70% is achieved at 2.6 GHz and 3.5 GHz with an output power 42.4 dBm and 41.1 dBm. Moreover, digital pre-distortion (DPD) technique is also used to improve the linearity of the PA. Conclusions are then given in Section IV.
II. DESIGN METHODOLOGY A. OPTIMAL IMPEDANCES OF CCF PA MODE
The CCF mode of PA operation is an extension of the classical Class-F mode. This mode utilizes the concept of a series of optimal impedance solutions instead of a singular one, where constant open-circuit termination is at the third harmonic and short-circuit termination is at the second harmonic. The design space of this mode is extended while the output power and efficiency maintain unchanged compared with the traditional Class-F mode PA.
The intrinsic half-sinusoidal drain current waveform normalized to I max , which is the same as Class-B/F mode, can be expressed as
The normalized drain voltage can be given by the extension of the Class-F voltage multiplying a factor (1 − γ sin(θ))
According to the current coefficients of (1) and the voltage components of (2), the optimal impedances up to the third harmonic can be obtained as:
Where R opt is defined as the optimal fundamental impedance of Class-B PA with all harmonics short-circuit, V dc and I max represent the transistor drain-source dc-bias voltage and maximum transistor current, respectively. Based on (3a), the impedance at the fundamental frequency is varied, which can be viewed as a circle of constant resistance. The impedance at the second harmonic frequency remains purely reactive while the impedances at the third harmonic frequency are infinite at the I-gen plane of the device. This CCF operating mode can be applied to design the broadband PA. In this work, GaN CGH40010F from Cree is chosen as the active device for designing the dual-band PA. As the existence of device output parasitic as well as the package, the theoretical impedance at the I-gen plane should be converted to that at the package plane. By employing the approximate parasitic equivalent network model demonstrated in [32] , the optimal impedances at the package plane at 2.6 GHz and 3.5 GHz can be reassessed and displayed in Fig. 1 . On the other hand, the theoretical analysis results presented in Fig. 1 are based on the approximate parasitic model, and any deviation from the real device will impact the performances of the circuit. Therefore, to validate the effectiveness of the theoretical impedance and further improve the performance of the PA, load-pull simulations based on the nonlinear device with a large-signal model are carried out in ADS2013 to find the optimal fundamental and harmonic impedances. The merged output power and efficiency contours (drain efficiency > 75%, output power > 41 dBm) at two operation frequencies are presented in Fig. 2 and the optimum regions for second and third harmonic impedances are also given from the load-pull simulation results. It can be found that the optimum fundamental and second harmonic impedances obtained from load-pull simulations match well with those derived from the theoretical analysis based on the approximate parasitic model. The third harmonic at 2.6 GHz also agrees well with the theoretical result while the value at 3.5 GHz has a slight error, which may be caused by the inaccuracy of the large signal model at high frequency.
As for the input matching network, the source input impedance plays a less critical role for improvement of the PA performance. Thus, only the fundamental source impedance is considered and the harmonic impedances are neglected when designing the input matching network.
According to load-pull simulation results, the fundamental and harmonic impedances at f 1 = 2.6 GHz and f 2 = 3.5 GHz are given in Table 1 . The design of the fundamental and harmonic impedances matching network will be carried out based on these impedance values.
B. DESIGN OF HARMONIC TUNING NETWORK
As investigated in the previous section, the design space for the fundamental and harmonic impedance at package plane has been obtained in the CCF mode, now the harmonic tuning FIGURE 2. Merged output power and efficiency contours (drain efficiency > 75%, output power > 41dBm) for fundamental impedances at two operation frequencies and the optimum region for harmonic impedances (efficiency degradation less than 2%) extracted from the load-pull simulation. and fundamental frequency matching can be considered separately in a simple design process. As an important part in the design of a PA, the harmonic tuning network should be realized firstly, and the proposed structure is shown in Fig. 3 . This proposed network is composed of third harmonic control and second harmonic control circuit. The corresponding design process is to control these harmonic impedances precisely.
To start with, the harmonic tuning network is designed using the shunted quarter-wave transmission line (SQL) operation at the harmonic frequency, which is given in Fig. 3 . As shown in the Figure, the SQL is used to introduce short circuit condition for the proper reference plane of the matching network, which is related to the harmonic frequencies to be controlled. The transmission lines T1, T2, T3 are used to design the third harmonic control network and T4, T5, T6 are used to design the second harmonic control network.
The lengths of the SQL can be determined by And the ratio of the two uncorrelated frequencies can be defined as:
Then the following parameter k i is defined to represent the ratio between the different fundamental and harmonic frequency f i (i = 1, 2, 3, 4, 5, 6) and fundamental frequency f 1
By introducing these parameters, all the electrical lengths calculated at f 1 will be convenient for calculating the impedances at different planes. Then the electrical lengths of the SQL can be calculated as
If short circuit conditions are satisfied at plane P1 in Fig. 3 , the transmission line T1 can be used to control the impedances at 3f 1 and 3f 2 , the impedances Z M (f i ) (i = 5, 6) can be calculated as:
Combining (10) and (11), the characteristic impedance Z T 1 and electrical length θ T 1 can be calculated out.
The characteristic impedances Z T 2 and Z T 3 are the free parameters for circuit design, which values will affect the impedances at plane P1. Moreover, to provide enough impedance values at the fundamental frequencies, the characteristic impedances of these transmission lines should be assigned with larger values.
Once the parameters of transmission line T1 are determined, the impedances Z M (f i ) (i = 1, 2, 3, 4) at plane package plane are expressed as:
By rearranging (12) , the impedances Z M 1 (f i ) at plane P1 can be expressed as:
On the other hand, the impedances Z M 1 (f i ) can be easily inferred by the following relationship:
Combining (13) and (14), the impedances Z M 2 (f i ) (i = 1, 2, 3, 4) at plane P2 of Fig. 4 can be obtained.
Then, the electrical length of the SQL T5 can be expressed as:
As the short circuit condition at 2f 1 is satisfied at plane P3 of Fig. 4 , if the characteristic impedance Z T 4 is assumed to VOLUME 6, 2018 be a free design parameter, then the electrical length θ T 4 can be obtained as:
Similarly, the impedance Z M 3 (f 4 ) at plane P3 of Fig. 4 can be expressed as:
Then, considering the SQL T5, it is easy to obtain the equation of the impedance Z M 3 (f 4 ) at plane P1 as:
After rearranging (18) , the relationship between Z M 3 (f 4 ) and Z M 4 (f 4 ) can be derived as:
Once the impedance at plane P4 is obtained, the transmission line T6 can be used to control the impedance at 2f 2 . On the other hand, the second harmonic impedance of f 2 at plane P5 is infinite as the fundamental matching network is designed with RFT, which mean that series open condition is satisfied. Then the impedance at P4 is
Assuming the characteristic impedance Z T 6 is a free design parameter, the electrical length θ T 6 can be obtained by
As a result, the transmission line T3 as well as T1 and T2 can be used to control the second harmonic impedances.
Up to now, the electrical lengths θ T 1 , θ T 2 , θ T 3 , θ T 4 , θ T 5 , θ T 6 , and Z T 1 are all calculated out. It should be noted that the characteristic impedances Z T 2 , Z T 3 , Z T 4 , Z T 5 , and Z T 6 are all free design parameters, which can give larger design spaces for harmonic control as well as fundamental matching. Consequently, these values can be selected in a large range, which can fit the physical constrains on the adopted technology or decrease the network size.
According to the harmonic impedances from the load-pull simulations in the previous section, the parameters of the harmonic structure are given in Table 2 . The simulation results of the harmonic tuning network are shown in Fig. 4 . It can be seen from Fig.4 that the second and third harmonic impedances are precisely controlled.
C. FUNDAMENTAL MATCHING WITH RFT
Once the harmonic tuning network is designed, the ABCDparameters of this network can be derived by applying a matrix formulation of cascaded two-port networks, which can be given as
The fundamental impedances at plane P4 of Fig.3 can be rewritten as:
Then these impedances at plane P5 of Fig.3 can be obtained as Z M 5 (f 1 ) = 6.2 + j * 8.7 and Z M 5 (f 2 ) = 3 − j * 19. As these impedances are obtained, the next important step is to design the matching network. Dual-band matching technologies have been reported in [25] - [28] , where topological structures are always chosen first and then the parameters are deduced by complex formula derivations and tedious calculations. The RFT is a numerical optimization algorithm used for the synthesis of passive networks, where commensurate transmission lines are used to realize the matching network. In recent years, this technique is widely used for broadband PA matching network design [22] , [24] , [29] - [31] .
As described in [33] , The Richard variable can be defined as follows:
Where τ is the constant delay, l is the length of the commensurate transmission lines, and v p is the velocity of the wave propagation within the medium. The length of the commensurate transmission line is l = λ 0 /8 * γ , where λ 0 represents the wavelength at the higher frequency 3.5 GHz of the operation frequencies and the variable γ is used to control the length of the commensurate transmission line. It should be noted that γ = 1 is assigned to ensure the open condition of the second harmonic impedance of 3.5 GHz. Now, the impedance composed of commensurate transmission lines can be expressed using a positive-real, rational function
This function is also called driving point function (DPF), which can be used to represent the input impedances at different frequencies. Once the DPF is obtained, the next step is to synthesize the DPF with commensurate transmission lines. 
In this paper, the initial DPF can be obtained after optimization, which can be given as follows: 4 + 7.34871λ 3 + 4.91509λ 2 + 2.41699λ + 1 0.85137λ 4 +0.58239λ 3 +0.64967λ 2 +0.34256λ+0.02 (27) Four UEs have been applied to optimize the DPF, correspondingly, four times of UE extraction should be used to synthesize the DPF.
A UE with characteristic impedance Z UE1 = Z M 5 (1) = 6.4 is first removed and the remaining DPF is
Then, a UE with characteristic impedance Z UE2 = Z The characteristic impedances of the transmission lines are given in Fig. 6 . The electric length is 45 • at 3.5 GHz. The simulation results of the synthesized impedance versus frequency are shown in Fig.7 . It can be seen that the desired impedances at two operation frequencies are well matched. The separated design of fundamental matching and harmonic turning network simplifies the difficulty of matching network design. Meanwhile, as the SQL is used to introduce short circuit condition at the specified reference plane of the harmonic turning network, the design of the fundamental matching network will not affect the harmonic matching network. This gives a more precise harmonic control approach, which is important for CCF mode and is convenient to design the following fundamental matching network. And also RFT is a effective method for designing the dual-band fundamental matching network. This novel separated design structure is suitable for fundamental matching and precise harmonic control network design.
As for the design of the input matching network, the fundamental source impedance is considered and the harmonic impedances are neglected. Hence, to guarantee a precise impedance matching at the interesting operation band, four UEs are used to design the input matching network. The DPF of the input matching network can be given as follows:
The synthesis method of the input matching network is the same as the output matching network. The details will be not presented in here again. The complete circuit layout of the PA is shown in Fig. 8 . The power supply line is inserted into the VOLUME 6, 2018 FIGURE 8. Layout of the complete PA circuit.
FIGURE 9.
Comparisons between the synthesized impedances and the optimum impedances at two operation frequencies.
matching network and the discontinuities between adjacent elements have been taken into consideration. Some of the optimization steps are also required to eliminate these effects. The electromagnetic (EM) simulation results of the synthesized matching network and the optimum load impedances are presented in Fig. 9 . These results show that good matching is achieved at both fundamental and harmonic impedances.
In summary, the detailed design steps for design of the dual-band PA can be given as follows. 1) Deducing the optimal impedance at I-gen plane and package plane according to the operation PA CCF mode and de-embedding technology, and finding out the design spaces for the fundamental and harmonic impedances based on load-pull simulation. 2) Firstly, the third harmonic matching network and second harmonic matching network can be designed by applying the SQLs with (6)-(21). 3) Calculating the fundamental impedance at plane P5 with the ABCD parameters of the harmonic matching network (22) and (23), and designing the fundamental matching network with RFT separately. 4) Designing the input matching network with RFT. 5) Some optimization steps are carried out for improving the circuit performance.
Applying these steps, a high performance dual-band CCF PA can be designed straightforward.
III. SIMULATION AND EXPERIMENTAL TESTS A. CONTINUOUS-WAVE (CW) MEASUREMENTS
The proposed PA is realized on the Rogers 5880 substrate with εr = 2.2 and H = 20 mil. The fabricated dual-band PA is given in Fig. 10 . To verify the operating mode of the designed PA, the voltage and current waveforms at I-gen plane are simulated at 2.6 GHz and 3.5 GHz in ADS prior to measurement, which are given in Fig. 11(a)-(b) . As can be seen from Fig. 11 , the currents are similar to that of standard CCF PAs while the voltages are a little different from the ideal ones, this may be caused by the finite harmonic control and inaccurate approximate parasitic model of the active device. While the overlapped areas of voltage and current are quite small, which indicate that high efficiency mode can be achieved in the corresponding operation frequencies. Fig . 12 shows the simulated and measured small signal S-parameters of the fabricated dual-band PA using ADS and Agilent network analyzer E5063A respectively. Measured return losses are better than 16 dB in 2.6 GHz and 3.5 GHz. And the measured gains are about 15 dB at the operation frequencies. The single-tone CW signal measurements are first performed at 2.6 GHz and 3.5 GHz. The gate of the transistor is biased at −2.8 V and the drain bias is 28 V in the measurement setup. Agilent E4433B signal generator is used to generate the test signal and Agilent N9010A EXA signal analyzer is used to measure the PA output power. A broadband linear driver PA is also used to pre-amplify the signal and a 20 dB attenuator is connected after fabricated PA to protect the signal analyzer. Measured and simulated results of drain efficiency (DE) and output power vary with frequency are given in Fig. 13 . It can be seen that the DE is over 60% throughout the bandwidth from 2.5 GHz to 2.75 GHz and over 65% from 3.45 GHz to 3.55 GHz. The maximum DE is 76.7% occurred at 2.6 GHz, and the measured output power is 42.4 dBm and 41.1 dBm, corresponding to 17.4 W and 12.8 W at 2.6 GHz and 3.5 GHz. It should be noted that the DE performance outside the operation frequency band has little degradation, which may be caused by the inaccurate model of the packaged transistors and the errors of fabrication. Fig. 14 shows the measured DE and gain versus output power at two operation frequencies. It can be seen that the saturated gain is 11.5 dB at 2.6 GHz and 10.5 dB at 3.5 GHz. The DE can reach 76.7% at 2.6 GHz with an output power 42.4 dBm and 72.8% at 3.5 GHz with an output power 41.1 dBm. Moreover, the maximum output powers of 39.6 dBm and 38.2 dBm are obtained at 2.6 GHz and 3.5 GHz in the concurrent mode. It is also shown that maximum concurrent mode DE is up to 61.6%, which is lower than those in the single-tone mode.
A summary of some similar published dual-band PAs is given in Table 3 . The comparisons show that the proposed PA can achieve almost the best DE performance considering power level and operation frequency. It demonstrates that the proposed matching method is very effective for designing the matching network with precise harmonic control, which is useful for the design of high efficiency dual-band PAs.
B. LTE MODULATED-SIGNAL MEASUREMENTS
To evaluate the performance of the PA for modulated signal in modern wireless communication systems, the designed VOLUME 6, 2018 FIGURE 14. Measured drain efficiency and gain versus output power at 2.6 GHz and 3.5 GHz. PA is tested using the modulated 5-MHz LTE signals with PAPR of 7.5 dB. Fig. 15 shows the measured drain efficiency and the adjacent channel power ratio (ACPR) versus output power at two different frequencies. As can be seen, with the increment of output power from 30 dBm to 36 dBm, the DE gradually increases to 35.5%, while ACLR is between −31.2 dBc and −38 dBc at 2.6 GHz and the DE gradually increases to 38%, while ACLR is between −25.5 dBc and −35 dBc at 3.5 GHz. The normalized power spectral of the PA with and without digital predistortion (DPD) are displayed in Fig. 16 . The output power is about 36 dBm with DE of 35.2% at 2.6 GHz and 35 dBm with DE of 34.5% at 3.5 GHz. Better than −50 dBc ACPR is obtained after DPD, more than 20-dB improvement can be achieved compared to the original −30 dBc ACPR values at the two operation frequencies. 
IV. CONCLUSION
A methodology for designing a high-efficiency concurrent dual-band CCF PA has been presented in this paper. To maintain high efficiency performances over the operation frequencies, the fundamental and harmonic impedances should be carefully controlled. CCF mode is adopted to expand the design spaces of the impedances. The harmonic tuning and fundamental impedance matching networks are designed separately, which can result in a simple design process. Harmonic impedances up to third order are controlled precisely with SQL approach and the fundamental impedances are matched well by applying RFT. A 2.6 / 3.5 GHz dual-band CCF PA is then designed using a commercial 10-W GaN transistor to verify the proposed matching method. The proposed dual-band PA can achieve 76.7% and 72.8% drain efficiency at 2.6 GHz and 3.5 GHz. The corresponding output power is 42. 4 His research interests include microwave and millimeter-wave circuits design, and high efficiency switchmode power amplifier design.
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